Applying Analog Techniques in Digital CMOS Buffers to Improve Speed and Noise Immunity
نویسندگان
چکیده
A digital CMOS buffer circuit with a voltage transfer characteristic (VTC) with low threshold voltage detection, hysteresis, and high noise immunity is presented. The circuit is capable of restoring slow transition times and distorted input signals with a minimum delay penalty, offering at the same time high noise immunity to glitches induced either through capacitive coupling or from the power supply lines. The high noise immunity of the proposed buffer circuit is achieved using differential mode rejection and a differential redundant circuit architecture.
منابع مشابه
A 12 bit 76MS/s SAR ADC with a Capacitor Merged Technique in 0.18µm CMOS Technology
A new high-resolution and high-speed fully differential Successive Approximation Register (SAR) Analog to Digital Converter (ADC) based on Capacitor Merged Technique is presented in this paper. The main purposes of the proposed idea are to achieve high-resolution and high-speed SAR ADC simultaneously as well. It is noteworthy that, exerting the suggested method the total capacitance and the rat...
متن کاملPhysical design to improve the noise immunity of digital circuits in a mixed-signal smart-power system
Existing research in substrate coupling noise in mixedsignal circuits has concen tratedon the problem of the high speed digital circuitry in uencing the highly sensitive analog circuitry [1{6]. It has been demonstrated in the literature that physical design plays an important role in minimizing the in uence of substrate noise generated by the digital circuitry, a ecting the highly sensitive ana...
متن کاملPerformance Analysis of Low Power Dissipation and High Speed Voltage Sense Amplifier
This CMOS voltage sense amplifier or comparator is designed by adding dual input single output differential amplifier which is added in place of back-to-back inverter in the latch stage. This method is used to completely remove the input noise present in the circuit. Using this dual input single output differential amplifier the analog-to-digital conversions with high speed, lower power dissipa...
متن کاملA Low-Power Circuit Technique for Dynamic CMOS Logic
Dynamic logic style is used in high performance circuit designs because of its faster speed and lesser transistor requirement as compared to static CMOS logic style. Dynamic logic has inherent disadvantages like less noise immunity and high power consumption. In this paper we have proposed a novel circuit technique for implementing dynamic gate. The proposed circuit has very less power dissipat...
متن کاملDesigning CMOS folded-cascade operational amplifier And Implementation with CMOS Technology in IC
In this paper a new high gain bandwidth (GBW) and low power folded cascade OPAMP is presented. It has been implemented and layouted by CADENCE software in 0.18μm. Its DC gain is 82db and its bandwidth is 200MHz. Power consumption is one of the main design challenges in very-lowvoltage high-speed analog integrated circuits. In this paper, different techniques to reduce the power consumption in l...
متن کامل